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Nielsen Engineering & Research (NEAR)
recently developed an ultrathin data acquisi-
tion system for use in turbomachinery test-
ing at NASA Glenn Research Center. This
system integrates a microelectromechani-
cal-systems- (MEMS-) based absolute pres-
sure sensor [0 to 50 psia (0 to 345 kPa)],
temperature sensor, signal-conditioning
application-specific integrated circuit (ASIC),
microprocessor, and digital memory into a
package which is roughly 2.8 in. (7.1 cm)
long by 0.75 in. (1.9 cm) wide. Each of these
components is flip-chip attached to a thin,
flexible circuit board and subsequently
ground and polished to achieve a total sys-
tem thickness of 0.006 in. (0.15 mm).
Because this instrument is so thin, it can be
quickly adhered to any surface of interest
where data can be collected without dis-
rupting the flow being investigated.
One issue in the development of the ultra-
thin data acquisition system was how to
attach the MEMS pressure sensor to the cir-
cuit board in a manner which allowed the
sensor’s diaphragm to communicate with
the ambient fluid while providing enough
support for the chip to survive the grinding
and polishing operations. The technique,
developed by NEAR and Jabil Technology
Services Group (San Jose, CA), is described
below. In the approach developed, the sen-
sor is attached to the specially designed cir-
cuit board, see Figure 1, using a modified
flip-chip technique. The circular diaphragm
on the left side of the sensor is used to
actively measure the ambient pressure,
while the diaphragm on the right is used to
compensate for changes in output due to
temperature variations. The circuit board is
fabricated with an access hole through it so
that when the completed system is installed
onto a wind tunnel model (chip side down),
the active diaphragm is exposed to the envi-
ronment. After the sensor is flip-chip
attached to the circuit board, the die is
underfilled to support the chip during the
subsequent grinding and polishing oper-
ations. To prevent this underfill material from
getting onto the sensor’s diaphragms, the
circuit board is fabricated with two 25-
micrometer-tall polymer rings, sized so that
the diaphragms fit inside the rings once the
chip is attached.
During the reflow operation, the solder
bumps on the chip melt and spread out over
the circuit board’s bond pads thus pulling
the chip down until its face rests on the top
of the two polymer rings. A series of experi-
ments were conducted to determine the
optimal size for the solder bumps so that the
sensor chip seated properly on the rings
while adequate solder joints were formed
between the chip and the circuit board. A
side view showing the chip and circuit board
after soldering, but before underfilling, is pro-
vided in the upper part of Figure 2.
With the sensor resting on the polymer
rings, the chip can be underfilled without
the risk of contaminating the diaphragms.
The active diaphragm is shown in the lower
part of Figure 2, as seen through the
access hole in the circuit board after the
chip was attached and underfilled. The
technique described provides a means for
securely attaching and underfilling a
MEMS-based pressure sensor to a circuit
board while allowing the diaphragm access
to the ambient fluid.
This work was done by Daniel A. Pruzan
of Nielsen Engineering and Research for
Glenn Research Center.Refer to LEW-
17212.
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Pressure-Sensor Assembly Technique
An essential underfilling step can be performed
without compromising a diaphragm.
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Figure 1. The Pressure-Sensor Chip and
Circuit Board are shown here as they appear
before they are put together by use of a mod-
ified flip-chip technique.
Figure 2. Critical Components of the instru-
ment are shown here at two different stages
in the assembly process.
A process for transferring an entire
wafer-level micromachined silicon struc-
ture for mating with and bonding to anoth-
er such structure has been devised. This
process is intended especially for use in
wafer-level integration of microelectro-
mechanical systems (MEMS) that have
been fabricated on dissimilar substrates.
Unlike in some older membrane-transfer
processes, there is no use of wax or epoxy
during transfer. In this process, the substrate
of a wafer-level structure to be transferred
serves as a carrier, and is etched away once
the transfer has been completed. Another
important feature of this process is that two
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wafer-level structures to be integrated with
each other are indium-bump-bonded
together; this is advantageous in that it pro-
duces less (in comparison with other bond-
ing techniques) stress during bonding of
structures formed on two dissimilar wafers.
Moreover, unlike in some older membrane-
transfer processes, there is no incidental
release of HF from the final structure — an
advantage when indium, aluminum, or
another soft metal is used for bonding.
This process was demonstrated by
applying it to the joining of (1) a corrugated
polycrystalline silicon (polysilicon) membrane
that had been fabricated by patterning and
etching on a silicon-on-insulator (SOI) wafer
with (2) a silicon substrate. A 1-µm thick cor-
rugated polysilicon membrane has been
transferred onto an electrode wafer to show
the feasibility of the proposed technique.
The transferred membrane with underlying
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Figure 1. An Outline of the Process shows the key steps.
Figure 2. A Corrugated Polysilicon Membrane, only 1 µm thick, was transferred onto a silicon sub-
strate to form an array of electrostatic actuators. The actuators were found to function as intended.
NASA Tech Briefs, January 2003 51
electrodes constitutes an electrostatic actu-
ator array. An SOI wafer and a silicon wafer
(see Figure 1) are used as the carrier and
electrode wafers, respectively. After oxida-
tion, both wafers are patterned and etched
to define a corrugation profile and electrode
array, respectively. The polysilicon layer is
deposited on the SOI wafer. The carrier
wafer is bonded to the electrode wafer by
using evaporated indium bumps. The piston
pressure of 4 kPa is applied at 156 °C in a
vacuum chamber to provide hermetic seal-
ing. The substrate of the SOI wafer is etched
in a 25 weight percent TMAH bath at 80 °C.
The exposed buried oxide is then removed
by using 49 percent HF droplets after an
oxygen plasma ashing. The SOI top silicon
layer is etched away by using an SF6 plas-
ma to define the corrugation profile, followed
by the HF droplet etching of the remaining
oxide. The SF6 plasma with a shadow mask
selectively etches the polysilicon membrane,
if the transferred membrane structure needs
to be patterned. Electrostatic actuators with
various electrode gaps have been fabricated
by this transfer technique. The gap between
the transferred membrane and electrode
substrate is very uniform (±0.1 µm across a
wafer diameter of 100 mm, provided by
optimizing the bonding control). Figure 2
depicts the finished product.
This work was done by Eui-Hyeok Yang
and Dean Wiberg of Caltech for NASA’s
Jet Propulsion Laboratory. For further
information, access the Technical Support
Package (TSP) free on-line at www.
nasatech.com.
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Reactive-ion etching (RIE) under condi-
tions described below has been found to be
a suitable means for patterning piezoelectric
thin films made from such materials as
PbZr1–xTixO3 or BaxSr1–xTiO3. In the original
application for which this particular RIE
process was developed, PbZr1–xTixO3 films
0.5 µm thick are to be sandwiched between
Pt electrode layers 0.1 µm thick and Ir elec-
trode layers 0.1 µm thick to form piezoelec-
tric capacitor structures. Such structures are
typical of piezoelectric actuators in
advanced microelectromechanical systems
now under development or planned to be
developed in the near future.
RIE of PbZr1–xTixO3 is usually considered
to involve two major subprocesses: an ion-
assisted-etching reaction, and a sputtering
subprocess that removes reactive byprod-
ucts. RIE is favored over other etching tech-
niques because it offers a potential for a high
degree of anisotropy, high-resolution pattern
definition, and good process control.
However, conventional RIE is not ideal for
patterning PbZr1–xTixO3 films at a thickness
as great as that in the original intended appli-
cation. In order to realize the potential bene-
fits mentioned above, it is necessary to
optimize process conditions — in particular,
the composition of the etching gas and the
values of such other process parameters as
radio-frequency power, gas pressure, gas-
flow rate, and duration of the process.
Guidelines for determining optimum condi-
tions can be obtained from experimental
determination of etch rates as functions of
these parameters.
Etch-gas mixtures of BCl3 and Cl2, some
also including Ar, have been found to offer a
high degree of selectivity as needed for pat-
terning of PbZr1–xTixO3 films on top of Ir
electrode layers in thin-film capacitor struc-
tures. The selectivity is characterized by a
ratio of ≈10:1 (rate of etching PbZr1–xTixO3 ÷
rate of etching Ir and IrOx). At the time of
reporting the information for this article, sev-
eral experiments on RIE in BCl3 and Cl2 (and
sometimes Ar) had demonstrated the 10:1
selectivity ratio, and further experiments to
enhance understanding and obtain further
guidance for optimizing process conditions
were planned.
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A Reactive-Ion Etch for Patterning Piezoelectric Thin Film
Gaseous mixtures BCl3 and Cl2 are highly selective
for etching PbZr1–xTixO3 films.
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